**POWER OPERATIONAL AMPLIFIER** 



PA04 • PA04A 🥶

HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

# **FEATURES**

- HIGH INTERNAL DISSIPATION 200 WATTS
- HIGH VOLTAGE, HIGH CURRENT 200V, 20A
- HIGH SLEW RATE 50V/μS
- 4 WIRE CURRENT LIMIT SENSING
- LOW DISTORTION
- EXTERNAL SLEEP MODE CONTROL
- OPTIONAL BOOST VOLTAGE INPUTS
- EVALUATION KIT SEE EK09

# **APPLICATIONS**

- SONAR TRANSDUCER DRIVER
- LINEAR AND ROTARY MOTOR DRIVES
- YOKE/MAGNETIC FIELD EXCITATION
- PROGRAMMABLE POWER SUPPLIES TO ±95V
- AUDIO UP TO 400W

# DESCRIPTION

The PA04 is a high voltage MOSFET power operational amplifier that extends the performance limits of power amplifiers in slew rate and power bandwidth, while maintaining high current and power dissipation ratings.

The PA04 is a highly flexible amplifier. The sleep mode feature allows ultra-low quiescent current for standby operation or load protection by disabling the entire amplifier. Boost voltage inputs allow the small signal portion of the amplifier to operate at a higher voltage than the high current output stage. The amplifier is then biased to achieve close linear swings to the supply rails at high currents for extra efficient operation. External compensation tailors performance to user needs. A four wire sense technique allows precision current limiting without the need to consider internal or external milliohm parasitic resistance in the output line.

The JEDEC MO-127 12-pin Power Dip<sup>™</sup> package (see Package Outlines) is hermetically sealed and isolated from the internal circuits. The use of compressible thermal washers will void product warranty.

# **EQUIVALENT SCHEMATIC**





# 12-PIN DIP PACKAGE STYLE CR

# **TYPICAL APPLICATION**

The high power bandwidth and high voltage output of the PA04 allows driving sonar transducers via a resonant circuit including the transducer and a matching transformer. The load circuit appears resistive to the PA04. Control logic turns off the amplifier in sleep mode.



Sonar Transducer Driver

# **EXTERNAL CONNECTIONS**



Gain	Cc	R <sub>c</sub>
1	470pF	12ŎΩ
>3	220pF	120Ω
≥10	100pF	120Ω
RATED		

C<sub>c</sub> RATED FOR FULL SUPPLY VOLTAGE \*See "BOOST OPERATION" paragraph.

1

ABSOLUTE MAXIMUM RATINGS	SUPPLY VOLTAGE, +V <sub>s</sub> to -V <sub>s</sub> BOOST VOLTAGE OUTPUT CURRENT, within SOA POWER DISSIPATION, internal INPUT VOLTAGE, differential INPUT VOLTAGE, common mode TEMPERATURE, pin solder - 10s TEMPERATURE, junction <sup>2</sup> TEMPERATURE, storage OPERATING TEMPERATURE RANGE, case			200V SUPPLY VOLTAGE +20V 20A 200W ±20V ±V <sub>s</sub> 300°C 150°C -65 to +150°C -55 to +125°C				
SPECIFICATIONS	TEAT CONDITIONO		PA04			PA04A		
PARAMETER	TEST CONDITIONS <sup>1</sup>	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial BIAS CURRENT, initial INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE COMMON MODE REJECTION, DC INPUT NOISE	Full temperature range Full temperature range Full temperature range Full temp. range, $V_{CM} = \pm 20V$ 100kHz BW, $R_{s} = 1K\Omega$	±V <sub>B</sub> -8 86	5 30 15 30 10 .01 10 10 <sup>11</sup> 13 98 10	10 50 50 50	*	2 10 * 10 5 * 5 * *	5 30 20 20	mV μV/°C μV/V pA pA/V pA Ω pF V dB μVrms
GAIN OPEN LOOP, @ 15Hz GAIN BANDWIDTH PRODUCT POWER BANDWIDTH PHASE MARGIN	Full temperature range, $C_c = 100 pF$ $I_o = 10A$ $R_L = 4.5\Omega$ , $V_o = 180V p-p$ $C_c = 100 pF$ , $R_c = 120\Omega$ Full temperature range	94	102 2 90 60		*	* * *		dB MHz kHz
OUTPUT VOLTAGE SWING VOLTAGE SWING CURRENT, peak SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD RESISTANCE	$\begin{split} I_{o} &= 15A \\ V_{\text{BOOST}} &= Vs + 5V, I_{o} = 20A \\ A_{v} &= 1, 10V \text{ step}, R_{L} = 4\Omega \\ A_{v} &= 10, C_{c} = 100\text{pF}, R_{c} = 120\Omega \\ \text{Full temperature range, } A_{v} &= +1 \end{split}$	±V <sub>s</sub> -8.8 ±V <sub>s</sub> -6.8 20 40 10	±V <sub>s</sub> -7.5 ±V <sub>s</sub> -5.5 2.5 50 2		* * *	* * * *		V V A μs V/μs nF Ω
<b>POWER SUPPLY</b> VOLTAGE CURRENT, quiescent, boost supply CURRENT, quiescent, total CURRENT, quiescent, total, sleep mode	Full temperature range Full temperature range	±15	±75 30 70 3	±100 40 90 5	*	* * *	* * *	V mA mA mA
<b>THERMAL</b> RESISTANCE, AC, junction to case <sup>3</sup> RESISTANCE, DC, junction to case RESISTANCE <sup>4</sup> , junction to air	Full temperature range, F>60Hz Full temperature range, F<60Hz Full temperature range		.3 .5 12	.4 .6		* *	*	°C/W °C/W °C/W

Meets full range specification NOTES: \* The specification of PA04A is identical to the specification for PA04 in applicable column to the left.

Unless otherwise noted: T<sub>c</sub> = 25°C, C<sub>c</sub> = 470pF, R<sub>c</sub> = 120 ohms. DC input specifications are ± value given. Power supply voltage is typical rating. ±V<sub>BOOST</sub> = ±V<sub>s</sub>.
 Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to

achieve high MTTF. For guidance, refer to the heatsink data sheet.

-25

85

°C

3. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.

4. The PA04 must be used with a heatsink or the quiescent power may drive the unit to junction temperatures higher than 150°C.

CAUTION

TEMPERATURE RANGE, case

The PA04 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

# PA04 • PA04A

#### TYPICAL PERFORMANCE GRAPHS



APEX MICROTECHNOLOGY CORPORATION • TELEPHONE (520) 690-8600 • FAX (520) 888-3329 • ORDERS (520) 690-8601 • EMAIL prodlit@apexmicrotech.com

# **OPERATING CONSIDERATIONS**

# GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

#### **CURRENT LIMIT**

Figure 1.

The two current limit sense lines are to be connected directly across the current limit sense resistor. For the current limit to work correctly pin 11 must be connected to the amplifier output side and pin 10 connected to the load side of the current limit resistor, R<sub>cl</sub>, as shown in Figure 1. This connection will bypass any parasitic resistances, Rp, formed by sockets and solder joints as well as internal amplifier losses. The current limiting resistor may not be placed anywhere in the output circuit except where shown in Figure 1.

The value of the current limit resistor can be calculated as follows:



#### SAFE OPERATING AREA (SOA)

The MOSFET output stage of this power operational amplifier has two distinct limitations:

- 1. The current handling capability of the MOSFET geometry and the wire bonds.
- 2. The junction temperature of the output MOSFETs.
- NOTE: The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.



#### **SLEEP MODE OPERATION**

In the sleep mode, pin 12 (sleep) is tied to pin 9 (+V $_{\text{BOOST}}$ ). This disables the amplifier's internal reference and the amplifier shuts down except for a trickle current of 3 mA which flows into pin 12. Pin 12 should be left open if the sleep mode is not required.

Several possible circuits can be built to take advantage of this mode. In Figure 2A a small signal relay is driven by a logic gate. This removes the requirement to deal with the common mode voltage that exists on the shutoff circuitry since the sleep mode is referenced to the  $+V_{BOOST}$  voltage.

In Figure 2B, circuitry is used to level translate the sleep mode input signal. The differential input activates sleep mode with a differential logic level signal and allows common mode voltages to ±V<sub>BOOST</sub>.



FIGURE 2B. SLEEP MODE CIRCUIT.

#### **BOOST OPERATION**

With the  $V_{_{\rm BOOST}}$  feature the small signal stages of the amplifier are operated at higher supply voltages than the amplifier's high current output stage. +V $_{\rm BOOST}$  (pin 9) and  $-V_{\text{BOOST}}$  (pin 5) are connected to the small signal circuitry of the amplifier.  $+V_s$  (pin 8) and  $-V_s$  (pin 6) are connected to the high current output stage. An additional 5V on the V<sub>ROOST</sub> pins is sufficient to allow the small signal stages to drive the output transistors into saturation and improve the output voltage swing for extra efficient operation when required. When close swings to the supply rails is not required the +V<sub>BOOST</sub> and +V<sub>s</sub> pins must be strapped together as well as the  $-V_{BOOST}$  and  $-V_{SOST}$ pins. The boost voltage pins must not be at a voltage lower than the V<sub>s</sub> pins.

#### **COMPENSATION**

The external compensation components  $C_c$  and  $R_c$  are connected to pins 3 and 4. Unity gain stability can be achieved at any compensation capacitance greater than 330 pF with at least 60 degrees of phase margin. At higher gains more phase shift can be tolerated in most designs and the compensation capacitance can accordingly be reduced, resulting in higher bandwidth and slew rate. Use the typical operating curves as a guide to select  $C_c$  and  $R_c$  for the application.

This data sheet has been carefully checked and is believed to be reliable, however, no responsibility is assumed for possible inaccuracies or omissions. All specifications are subject to change without notice. PA04U REV K OCTOBER 2006 © 2006 Apex Microtechnology Corp. 4